Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office					Atty. Docket No. SUN-P5403			Serial No. 09/982,452		
	•	formation Disclosure St		plicant	Applican	t: Manjunath	D. Harista			
(Use several sheets if necessary)					Filed: October 17, 2001		Group: 2825			
				U.S. Patent Documen	te					
Init.	7	Document No.	Date	Name		Class	Subclass	Filing	Date	
BI	A	5,644,498	7/1/97	Joly et al.				1/25/1995		
i	В	5,963,729	10/5/99	Aji et al.				6/26/1	997	
	С	6,289,412	9/11/01	Yuan et al.	· ·			3/12/1	999	
	D	5,778,216	7/7/98	Venkatesh				7/7/19	98	
	E	6,263,478	7/17/01	Hahn et al.				8/11/1	998	
1	F	5,974,245	10/26/99	Li et al.				5/30/1	997	
	G	5,581,473	12/3/96	Rusu et al.				2/23/1	996	
	Н	6,289,498	9/11/01	Dupenloup				2/20/1998		
	1	5,387,855	2/7/1995	Miyazaki et al.				4/2/1993		
	1	5,467,040	11/14/1995	Nelson				7/28/1993		
	K	5,656,963	8/12/1997	Masleid et al.				9/8/1995 11/26/1996		
	L	5,896,055	4/20/1999	Toyonaga et al.						
	М	6,088,254	7/11/2000	Kermani				2/12/1999		
	N	6,378,080	4/23/2002	Anjo et al.				12/28/1999		
BT	0	5,994,924	11/30/1999	Lee et al.				6/16/1997		
			•	Foreign Documents			•			
								Tra	nslation	
Init.		Document No.	Date	Country		Class	Subclass	Yes	No	
BT	P	WO 95/34036	12/14/95	WO				Х		
		Othor De	saumanta (Inal	uding Author Title D	oto Dortin	ant Dagge at	n \			
Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) Q R.B. Mueller et al., "Parallel Switch-Level Simulation for VLSI", IEEE, 1991, pp. 324-328										
1	U Scot Boon et al., "High Performance Clock Distribution for CMOS Asics", IEEE 1989, pp. 15.4.1 - 15.4.5									
	V									
'	W	International Solid-State Circuits Conference, 1998, pp. 389-399 & 473 International Search Report, PCT/US 02/32937, International filing date October 15, 2002, date Search Report mailed								
		January 28, 2004.								
	X. B. Lamson et al., "A Processor for a High-Performance Personal Computer, Seventh Annual Symposium on Computer Architecture, pp. 146-160, May 1980.								puter	
	Υ.									
 	Z -	329, May 1993 J. Burkis, "Clock Tree Synthesis for High Performance ASICs", IEEE, pp. 9-8.3, August 1991								
	AA ·	U-S Yim et al., "A Floorplan-based Planning Methodology for Power and Clock Distribution in ASICs:, Proceedings								
ACM/IEEE Conference on Design Automation, pp. 766-771, June 1999.										
Bo	BB.	P.J. Restle et al., "A C April 2000.	lock Distributio	n Network for Micropr	ocessors", 2	000 Symposi	um on VLSI Circ	uits, pp. 1	64-187 ,	
Examiner		Mh	1 4		·	Date Consi	dered	11 /x:		
Examiner	: Initial	If citation considered, w	hether or not cit	ation is in conformance	with MPE	l P 609; Draw l		6 64		
		not considered. Include a					•			